Design and Optimization of Power MOSFET Output Stage for High-Frequency Integrated DC-DC Converters

نویسندگان

  • Junmin Lee
  • Wai Tung Ng
  • Abraham Yoo
  • Jing Wang
  • April Zhao
  • Ke Cao
  • Andrew Shorten
  • Shuang Xie
  • Gang Xie
  • Masahiro Sasaki
  • Jingshu Yu
  • Jingxuan Chen
چکیده

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A High Efficiency Low-Voltage Soft Switching DC–DC Converter for Portable Applications

This paper presents a novel control method to improve the efficiency of low-voltage DC-DC converters at light loads. Pulse Width Modulation (PWM) converters have poor efficiencies at light loads, while pulse frequency modulation (PFM) control is more efficient for the same cases. Switching losses constitute a major portion of the total power loss at light loads. To decrease the switching losses...

متن کامل

Design and Implementation of a Constant Frequency Sliding Mode Controller for a Luo Converter

In this study, a robust controller for voltage regulation of the POESLL converter worked in continuous conduction mode is presented. POESLL converter is a DC/DC converter with a high voltage gain. DC/DC converters are used in telecommunication systems, power sources and industrial applications. Owing to the switching operation, the structure of the POESLL converter is highly non-linear. In addi...

متن کامل

Passivity-Based Control of the DC-DC Buck Converters in High-Power Applications

In this paper, a novel approach for control of the DC-DC buck converter in high-power and low-voltage applications is proposed. Designed method is developed according to passivity based controller which is able to stabilize output voltage in a wide range of operation. It is clear that in high-power applications, parasitic elements of the converter may become comparable with load value and hence...

متن کامل

High Performance Low-Voltage Power MOSFETs with Hybrid Waffle Layout Structure in a 0.25μm Standard CMOS Process

This paper reports on a low-voltage CMOS power MOSFET layout technique, implemented in a 0.25μm, 5-metal layers CMOS process that is suitable for high speed switching power devices. The proposed hybrid waffle (HW) layout technique organizes MOSFET fingers in a square grid (waffle) arrangement. It is designed to provide an effective trade-off between the width of diagonal source/drain metal and ...

متن کامل

SEMICONDUCTOR POWER SEMINAR 2008 - 2009 1 MOSFET Selection to Minimize Losses in Low - Output - Voltage DC - DC Converters

This paper focuses on the role of the power MOSFET in achieving high-efficiency converter design. It provides a brief overview of current low-voltage MOSFET trench technologies, along with a discussion about onresistance versus gate charge trade-offs for MOSFETs optimized for use as control or synchronous switches. It covers the importance of the integrated Schottky diode (SyncFETTM MOSFET) in ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012